Synopsys brings autonomous chip-design workflows to Microsoft Discovery
AMD is evaluating the agents, while Synopsys reports early debug cycle-time reductions of 25% to 40% without disclosing benchmark details.
By Ryan Merket · Published
Primary source: PR Newswire
Why it matters
Synopsys is testing whether agents can execute entire chip-design loops through repeated tool use and evaluation. Reproducible cycle-time gains would strengthen the case for vertical AI products built around specialized domain tools and proprietary data.
Ravi Subramanian, a two-time semiconductor and chip-design founder, now serves as Synopsys's chief product management officer. Synopsys said in a July 27th announcement that its autonomous debugging and physical implementation workflows are available for evaluation through [Microsoft…
When you purchase through links in our articles, we may earn a small commission. This doesn’t affect our editorial independence.